A versatile content addressable memory architecture.

Xin Yang Sakir Sezer John V. McCanny Dwayne Burns

Published in: SoCC (2007)

Keyphrases

content addressable memory
real time
high speed
parallel algorithm
low cost
parallel computers
processing elements