Login / Signup

Multiple instruction streams in a highly pipelined processor.

Mitsuhisa SatoShuichi IchikawaEiichi Goto
Published in: SPDP (1990)
Keyphrases
  • instruction set
  • high speed
  • parallel processing
  • parallel architecture
  • data streams
  • computer architecture
  • data flow