Login / Signup
Reducing off-chip memory traffic by selective cache management scheme in GPGPUs.
Hyojin Choi
Jae-Woo Ahn
Wonyong Sung
Published in:
GPGPU@ASPLOS (2012)
Keyphrases
</>
cache management
garbage collection
distributed object
memory management
flash memory
network traffic
low cost
high speed
database systems
sensor networks
random access
space efficient