Login / Signup

Estimation methods for static noise margins in CMOS subthreshold logic circuits.

Felipe T. BortolonFernando Gehm MoraesMatheus T. MoreiraSergio Bampi
Published in: SBCCI (2017)
Keyphrases
  • low power
  • logic circuits
  • ad hoc networks
  • estimation accuracy