Login / Signup
Multiple Scan Chain Design Technique for Power Reduction during Test Application in BIST.
Debjyoti Ghosh
Swarup Bhunia
Kaushik Roy
Published in:
DFT (2003)
Keyphrases
</>
power reduction
built in self test
power consumption
design process
user interface