Login / Signup
LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology.
Junwhan Ahn
Kiyoung Choi
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2014)
Keyphrases
</>
data processing
technology integration
case study
pedagogical design
cost effective
b tree
rapid development
key technologies
multimedia
statistically significant
main memory
cooperative learning
design considerations