Login / Signup
Toward a multiple clock/voltage island design style for power-aware processors.
Emil Talpes
Diana Marculescu
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2005)
Keyphrases
</>
power consumption
parallel algorithm
case study
design process
duty cycle
low cost
power system
parallel processing
design tools
design considerations
hardware architecture
high voltage
chip design