Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint.

Po-Xun Chiu Yu-Chung Lin Yi-Ling Hsieh Tsai-Ming Hsieh

Published in: ISCAS (5) (2001)

Keyphrases

low power
low cost
high speed
computational complexity
image quality
estimation algorithm
non binary
gate array