Hysteresis effect in pass-transistor-based, partially depleted SOI CMOS circuits.
Ruchir PuriChing-Te ChuangPublished in: IEEE J. Solid State Circuits (2000)
Keyphrases
- high speed
- circuit design
- power dissipation
- low power
- floating gate
- analog vlsi
- delay insensitive
- cmos technology
- power consumption
- vlsi circuits
- silicon on insulator
- low cost
- power reduction
- logic circuits
- real time
- chip design
- mixed signal
- low voltage
- random access memory
- focal plane
- artificial neural networks
- neural network