Login / Signup
Better-than-Worst-Case Timing Design with Latch Buffers on Short Paths.
Ravi Kanth Uppu
Ravi Tej Uppu
Adit D. Singh
Ilia Polian
Published in:
VLSI Design (2014)
Keyphrases
</>
worst case
case study
design space
website
database systems
lower bound
user interface
mobile robot
shortest path
error bounds
data sets
multi class
design process
greedy algorithm