Login / Signup
A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs.
Federico Angiolini
Paolo Meloni
Salvatore Carta
Luigi Raffo
Luca Benini
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2007)
Keyphrases
</>
image processing
low cost
quantitative analysis
real time
data analysis
high bandwidth