An FPGA implementation of pipelined multiplicative division with IEEE Rounding.

Ronen Goldberg Guy Even Peter-Michael Seidel

Published in: FCCM (2007)

Keyphrases

fpga implementation
hardware implementation
approximation algorithms
mixed integer
linear programming
data flow
computer society
field programmable gate array
general purpose
image processing
pattern recognition
image processing algorithms