Login / Signup
ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology.
Mikkel Bystrup Stensgaard
Jens Sparsø
Published in:
NOCS (2008)
Keyphrases
</>
network on chip
interconnection networks
routing algorithm
multi processor
packet switched
network simulator
hardware implementation
multistage
fault tolerant
parallel algorithm
low cost
message passing
power dissipation
real time
wireless sensor networks
data transfer