Login / Signup

Dynamic, multi-core cache coherence architecture for power-sensitive mobile processors.

Garo BournoutianAlex Orailoglu
Published in: CODES+ISSS (2011)
Keyphrases