Login / Signup

Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs.

Meng-Ling TsaiYi-Jung ChenYi-Ting ChenRu-Hua Chang
Published in: DATE (2014)
Keyphrases