Solvability of Simultaneous Control Step and Timing Skew Assignments in High Level Synthesis.

Takayuki Obata Mineo Kaneko

Published in: ISCAS (2009)

Keyphrases

high level synthesis
parallel architecture
post processing
design space exploration
information systems
control system
control strategy
control method
pattern recognition
power consumption