The Reduceron: Widening the von Neumann Bottleneck for Graph Reduction Using an FPGA.

Matthew Naylor Colin Runciman

Published in: IFL (2007)

Keyphrases

von neumann
expected utility
hardware implementation
cooperative
special case
simulated annealing
optimization problems