Early stage FPGA interconnect leakage power estimation.

Shilpa Bhoj Dinesh Bhatia

Published in: ICCD (2008)

Keyphrases

early stage
high speed
power consumption
real time
low cost
estimation algorithm
accurate estimation
power dissipation
power reduction
power management
neural network
efficient implementation
computational power
estimation process
real time image processing
fpga implementation