• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog.

Nikolaos GeorgoulopoulosIoannis GiannouAlkiviadis A. Hatzopoulos
Published in: PATMOS (2018)
Keyphrases
  • real time
  • mixed signal
  • design process
  • efficient implementation
  • vlsi circuits
  • image processing
  • cloud computing
  • hardware designs
  • functional verification