Login / Signup

High-speed multiplier design using multi-input counter and compressor circuits.

Mayur MehtaVijay ParmarEarl E. Swartzlander Jr.
Published in: IEEE Symposium on Computer Arithmetic (1991)
Keyphrases