Scalable interprocedural register allocation for high level synthesis.

Rami Beidas Jianwen Zhu

Published in: ASP-DAC (2005)

Keyphrases

high level synthesis
parallel architecture
design space exploration
optimal allocation
pattern recognition
resource allocation
sensor networks
online learning
fault tolerant
combinatorial auctions