Login / Signup
Using Non-trivial Logic Implications for Trace Buffer-Based Silicon Debug.
Sandesh Prabhakar
Michael S. Hsiao
Published in:
Asian Test Symposium (2009)
Keyphrases
</>
high speed
modal logic
multi valued
classical logic
logic programming
real time
neural network
low cost
high density
buffer size
power consumption
logical framework
virtual memory
proof theory