Login / Signup
Optimizing Floating Point Units in Hybrid FPGAs.
Chi Wai Yu
Alastair M. Smith
Wayne Luk
Philip Heng Wai Leong
Steven J. E. Wilton
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2012)
Keyphrases
</>
floating point
fixed point
square root
instruction set
floating point arithmetic
sparse matrices
fast fourier transform
hardware implementation
interval arithmetic
information systems
post processing
graphics processing units
hardware software