Sign in

Advanced Language Model-Driven Verilog Development: Enhancing Power, Performance, and Area Optimization in Code Synthesis.

Kiran ThoratJiahui ZhaoYaotian LiuHongwu PengXi XieBin LeiJeff ZhangCaiwen Ding
Published in: CoRR (2023)
Keyphrases