Login / Signup

An analytical placer for heterogeneous FPGAs via rough-placed packing.

Wan-Ning WuChen ChenChing-Yu ChinChun-Kai WangHung-Ming Chen
Published in: VLSI-DAT (2017)
Keyphrases