FPGA area reduction by multi-output function based sequential resynthesis.

Yu Hu Victor Shih Rupak Majumdar Lei He

Published in: DAC (2008)

Keyphrases

social networks
real time
low cost
high speed
hardware implementation
field programmable gate array
evolutionary algorithm
neural network
computer vision
image processing
sequential data
sigmoid function