Verilog Coding Style for Efficient Synthesis In FPGA.

Himanshu Thapliyal M. B. Srinivas Rameshwar Rao Hamid R. Arabnia

Published in: CDES (2005)

Keyphrases

signal processing
computationally expensive
neural network
data structure
data acquisition
efficient implementation
highly efficient
programmable logic