Login / Signup
A study of row-based area-array I/O design planning in concurrent chip-package design flow.
Ren-Jie Lee
Hung-Ming Chen
Published in:
ACM Trans. Design Autom. Electr. Syst. (2013)
Keyphrases
</>
building blocks
computer aided
programmable logic
neural network
empirical studies
physical design