Login / Signup
Minimum energy CMOS design with dual subthreshold supply and multiple logic-level gates.
Kyungseok Kim
Vishwani D. Agrawal
Published in:
ISQED (2011)
Keyphrases
</>
minimum energy
logic circuits
chip design
low cost
fine grained
low energy
single chip
low voltage