Login / Signup

DC Drain Current Model for Tunnel FETs Considering Source and Drain Depletion Regions.

Rajat VishnoiPratyush PandayMamidala Jagadesh Kumar
Published in: VLSI Design (2017)
Keyphrases