Login / Signup
DC Drain Current Model for Tunnel FETs Considering Source and Drain Depletion Regions.
Rajat Vishnoi
Pratyush Panday
Mamidala Jagadesh Kumar
Published in:
VLSI Design (2017)
Keyphrases
</>
computational model
high speed
simulation model
probabilistic model
management system
decision trees
bayesian framework
experimental data
early warning
feature selection
neural network model
conceptual model
theoretical analysis
cost function
prior knowledge
objective function
knowledge base