Delayed line bus scheme: a low-power bus scheme for coupled on-chip buses.

Maged Ghoneima Yehea I. Ismail

Published in: ISLPED (2004)

Keyphrases

high speed
low power
low cost
power consumption
single chip
power dissipation
vlsi architecture
low power consumption