A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS.

Jeonggoo Song Xiyuan Tang Nan Sun

Published in: CICC (2017)

Keyphrases

high speed
electronic commerce
neural network
control system
low cost
maximum likelihood
power consumption
low power
single chip
low voltage