Login / Signup
Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection.
M. A. Ochoa-Montiel
Bashir M. Al-Hashimi
Peter Kollig
Published in:
ASP-DAC (2007)
Keyphrases
</>
power consumption
response time
duty cycle
high speed
low power
neural network
selection algorithm
clock frequency
allocation scheme
wireless sensor networks
design decisions
texture synthesis
resource utilization
data structure
program synthesis
search engine
power allocation
information retrieval