Login / Signup

Delay modelling improvement for low voltage applications.

Jean Michel DagaMichel RobertDaniel Auvergne
Published in: EURO-DAC (1995)
Keyphrases
  • low voltage
  • power line
  • design considerations
  • power management
  • cmos technology
  • pattern recognition
  • power dissipation