A systematic approach to configurable functional verification of HW IP blocks at transaction level.

Published in: Comput. Electr. Eng. (2012)

Keyphrases