A performance enhanced dual-switch Network-on-Chip architecture.

Lian Zeng Takahiro Watanabe

Published in: ASP-DAC (2015)

Keyphrases

network on chip
multi processor
routing algorithm
network simulator
packet switched
real time
response time
data transfer
power dissipation
high speed
routing protocol
interconnection networks