Login / Signup
Clock tree layout design for reduced delay uncertainty.
Dimitrios Velenis
Marios C. Papaefthymiou
Eby G. Friedman
Published in:
SoCC (2004)
Keyphrases
</>
layout design
integer programming
tree structure
high speed
neural network
power consumption
uncertain data
tunnel boring machine
special case
virtual reality
multicast tree