Sign in

Power-aware test optimization for core-based 3D-SOCs under TSV-constraints.

Sabyasachee BanerjeeSubhashis MajumderBhargab B. Bhattacharya
Published in: VLSI-SoC (2016)
Keyphrases