Sign in

A Cost-Effective CNN Accelerator Design with Configurable PU on FPGA.

Chi Fung Brian FongJiandong MuWei Zhang
Published in: ISVLSI (2019)
Keyphrases
  • cost effective
  • low cost
  • cost effectiveness
  • low power consumption
  • single chip
  • neural network
  • high speed
  • design principles
  • low power
  • case study
  • software engineering
  • data center
  • hardware design