High-Level Synthesis Design Flow for HEVC Intra Encoder on SoC-FPGA.