Login / Signup

Compact DC model of a JVeSFET transistor with reduced number of empirical parameters.

Michal StaniewskiAndrzej Pfitzner
Published in: MIXDES (2015)
Keyphrases