Login / Signup
Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder.
Sadhu Sai Ram
Kuruvilla Varghese
Published in:
APCCAS (2023)
Keyphrases
</>
hardware design
hardware implementation
data sets
cloud computing
information systems
image processing
parallel architectures
hardware software