Login / Signup
The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism).
Takashi Midorikawa
Daisuke Shiraishi
Masayoshi Shigeno
Yasuki Tanabe
Toshihiro Hanawa
Hideharu Amano
Published in:
Parallel Comput. (2005)
Keyphrases
</>
data access
back end
hit rate
selection mechanism
main memory
prefetching
access patterns
alpha beta
multithreading
database machines
hit ratio
shared memory multiprocessor