Login / Signup

3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations.

Sourindra ChaudhuriNiraj K. Jha
Published in: ACM J. Emerg. Technol. Comput. Syst. (2014)
Keyphrases