High Performance Reconfigurable Architecture for Double Precision Floating Point Division.

Manish Kumar Jaiswal Ray C. C. Cheung

Published in: ARC (2012)

Keyphrases

floating point
reconfigurable architecture
square root
systolic array
fixed point
graphics processing units
instruction set
high precision
fast fourier transform
floating point arithmetic
interval arithmetic
sparse matrices
object oriented