An Efficient Hardware Architecture for DNN Training by Exploiting Triple Sparsity.

Jian Huang Jinming Lu Zhongfeng Wang

Published in: ISCAS (2022)

Keyphrases

hardware architecture
training process
hardware architectures
hardware implementation
training set
sparse representation
high dimensional
computer vision
training data
feature space