Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection.