A dual-loop delay-locked loop using multiple voltage-controlled delay lines.

Published in: IEEE J. Solid State Circuits (2001)

Keyphrases