Hardware-Based Generation of Independent Subtraces of Instructions in Clustered Processors.
Rafael UbalJulio SahuquilloSalvador PetitPedro LópezJosé DuatoPublished in: IEEE Trans. Computers (2013)
Keyphrases
- processor core
- high end
- low cost
- embedded processors
- parallel algorithm
- hardware and software
- digital computer
- parallel architectures
- vlsi implementation
- parallel computation
- operating system
- real time
- computing power
- instruction set
- hardware implementation
- parallel processors
- instruction set architecture
- multi core processors
- multithreading
- parallel architecture
- single chip
- computer systems
- massively parallel
- parallel execution
- processing units
- commodity hardware
- parallel computing
- computing systems
- personal computer
- embedded systems