Login / Signup

Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs.

Balakrishna KumthekarFabio Somenzi
Published in: DATE (2000)
Keyphrases